## **PCT**

ż

(30) Priority Data:

08/534,279

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



# INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup>:

G09G

A2

(11) International Publication Number: WO 97/14133

(43) International Publication Date: 17 April 1997 (17.04.97)

(21) International Application Number: PCT/US96/15583 (81) Designated States: JP, KR, European patent (...

(22) International Filing Date: 27 September 1996 (27.09.96)

27 September 1995 (27.09.95)

(71) Applicant: CIRRUS LOGIC, INC. [US/US]; Legal Dept. M/S 521, 3100 West Warren Avenue, Fremont, CA 94583-6423

521, 3100 West Warren Avenue, Fremont, CA 94583-6423 (US).

(72) Inventor: TAYLOR, Ronald, T.; 2025 Camelot Drive, Grapevine, TX 76051 (US).


(74) Agents: SHAW, Steven, A. et al., Cirrus Logic, Inc., Legal Dept. M/S 521, 3100 West Warren Avenue, Fremont, CA 94538 (US).

(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

**Published** 

Without international search report and to be republished upon receipt of that report.

(54) Title: CIRCUITS, SYSTEMS AND METHODS FOR MEMORY MAPPING AND DISPLAY CONTROL SYSTEMS USING THE SAME



#### (57) Abstract

A processing system (100) is disclosed which includes a system master (101), a system bus (102) coupled to the master, and a plurality of bus interface circuits (106) coupled to bus (102). A first one of the bus interfaces (106) includes a mapping signal input coupled to the master and a mapping signal output, the first bus interface (106) operable to latch-in at least one first selected address bit presented by the master on the system bus in response to a mapping enable signal received at the mapping signal input from the master (101). A second bus interface (106) is provided coupled to the bus (102) and having a mapping signal input coupled to the mapping signal output of first bus interface (106), the second bus interface (106) operable to latch-in at least one second selected address bit presented by the master (101) on the bus (102) in response to a second mapping enable signal received at the mapping input of the second bus interface (106) from the first bus interface (106).

## FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

			•		
AM	Armenia	GB	United Kingdom	MW	Malawi
AT .	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JР	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic	SD	Sudan
CF	Central African Republic		of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SG	Singapore
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	LI	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LR	Liberia	SZ	Swaziland
CS	Czechoslovakia	LT	Lithuania	TD	Chad
CZ	Czech Republic	LU	Luxembourg	TG	Togo
DE	Germany	LV	Latvia	TJ	Tajikistan
DK	Denmark	MC	Monaco	TT	Trinidad and Tobago
EE	Estonia	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	UG	Uganda
FI	Finland	ML	Mali	US	United States of America
FR	France	MN	Mongolia	UZ.	Uzbekistan
GA	Gabon	MR	Mauritania	VN	Viet Nam

# CIRCUITS, SYSTEMS AND METHODS FOR MEMORY MAPPING AND DISPLAY CONTROL SYSTEMS USING THE SAME

## 5 TECHNICAL FIELD OF THE INVENTION

b

20

25

The present invention relates in general to information processing systems and in particular to display mapping circuits, systems and methods and display control systems using the same.

## 10 BACKGROUND OF THE INVENTION

A typical processing system with video/graphics display capability includes a central processing unit (CPU), a display controller coupled with the CPU by a CPU bus, a system memory also coupled to the CPU bus, a frame buffer coupled to the display controller by a local bus, peripheral circuitry (e.g., clock drivers and signal converters), display driver circuitry, and a display unit. Additionally, the system may include peripheral controllers, such as those necessary to control a CD ROM drive, hard-disk drive, floppy disk drive, printer, to name a few.

The CPU generally provides overall system control and, in response to user commands and program instructions retrieved from the system memory, controls the contents of graphics images to be displayed on the display unit. The display controller, which may for example be a video graphics architecture (VGA) controller, generally interfaces the CPU and the display driver circuitry, controls exchanges of graphics and/or video data with the frame buffer during display update and refresh operations, controls frame buffer memory operations, and performs additional processing on the subject graphics or video data, such as color expansion.

The frame buffer stores words of graphics or video data defining the color/gray-shade of each pixel of an entire display frame during processing operations such as filtering or drawing images. During display refresh, this "pixel data" is retrieved out of the frame buffer by the display controller pixel by pixel as the corresponding display pixels on the display screen are generated. The display driver circuitry converts digital data received from the display controller into the analog levels required by the display unit to generate graphics/video display images. The display unit may be any type of device which presents images to the user

conveying the information represented by the graphics/video data being processed. The "display" may also be a printer or other document view/print appliance.

In order for the CPU to communicate with a given subsystem or resource, for example the display controller, the system memory or one of the peripheral controllers, the CPU must be capable of individually addressing that subsystem. In currently available systems, the CPU primarily communicates with the subsystems through "glue" or "core" logic. The glue (core) logic is typically programmed to assign each subsystem a unique set of addresses in the CPU address space as a function of socket or board position. The core logic then routes requests for access to a selected subsystem via the expected socket. This technique is inflexible since subsystem function and the corresponding physical socket are inseparable. Thus for example, if a socket is assigned to maintain a memory module of a certain address space, it becomes impossible to insert therein a pin compatible module but whose function is that of a graphics controller.

One specific instance where communication between the CPU and the various subsystems is important is during display generation and update. This is particularly true in high speed/high resolution display systems, where it may be desirable to distribute the display data processing tasks. In this case, the CPU must be able to efficiently access each of the various processing resources as required to effect display updates and other display control functions. Once this is done, the subsystems can manage simple tasks such as display refresh while the CPU is available to attend to more critical tasks.

Thus, the need has arisen for circuits, systems and methods for communicating with the various processing, control and memory resources in an information processing system. In particular, such circuits and systems and methods should be applicable to the control of the resources necessary to implement high definition/high speed display systems.

25

#### SUMMARY OF THE INVENTION

The principles of the present invention generally allow for a system master, such as a general purpose microprocessor, to map the address spaces of a plurality of subsystems. Among other things, these principles allow the master to assign each subsystem a unique addressing prefix allowing such subsystems to be independently addressed without regard for socket assignment or board position. Of particular advantage, a display system can be

4

10

20

constructed in which multiple display controllers may be used to independently generate the images being displayed on respective regions of a display screen.

According to the first embodiment of the principles of the present invention, a display control system is provided which includes a system master, a system bus, and a plurality of display control subsystems coupled to said system bus, each of said display control subsystems controlling the display of images on a corresponding region of a display screen of an associated display device.

According to a second embodiment of the present invention, a processing system is provided which includes a system master, a system bus coupled to the master, and first and second bus interfaces. The first bus interface is coupled to the bus and has a mapping signal input coupled to the master and a mapping signal output. The first bus interface is operable to latch-in at least one first selected address bit presented by the master on the system bus in response to a mapping enable signal received at the mapping signal input from the master. The second bus interface is coupled to the bus and has a mapping signal input coupled to the mapping signal output of the first bus interface. The second bus interface is operable to latch-in at least one second selected address bit presented by the master on the bus in response to a second mapping enable signal received at the mapping input of the second bus interface from the first bus interface.

According to a third embodiment of the principles of the present invention, a processing system is provided which includes a system master, a system bus coupled to the master, and first and second subsystems. The first subsystem includes a first bus interface and a first processing resource, the first bus interface selectively coupling addresses and data presented on the bus to the first resource. The first bus interface also includes a mapping input coupled to the master and a mapping output. When mapping of the first subsystem is complete, the first bus interface is operable to latch-in an address prefix presented by the master on the system bus in response to a mapping enable signal received at the mapping signal input from the master. The first bus subsystem is also operable to output a mapping enable signal on the mapping output when mapping of the first subsystem is complete. The second subsystem includes a second bus interface and a second processing resource, the second bus interface coupling addresses and data presented on the bus to the second resource. The second subsystem also includes a mapping signal input coupled to the mapping signal output of the first bus interface. The second bus interface is operable to latch-in a second address prefix

presented by the master on the bus in response to a second mapping enable signal received at the mapping input from the mapping output of the first bus interface.

The principles of the present invention are also embodied in methods for address mapping in a system including a plurality of subsystems. An initial address is presented to a first one of the subsystems, the first address including at least one prefix bit. At least the prefix bit is latched into the first subsystem with a mapping control signal. Then, a second initial address is presented to a second one of the subsystems, the second address including at least one prefix bit differing from at the least one prefix bit of the first address. At least the second prefix bit is latched into the second subsystem with a second mapping control signal received from the first subsystem.

The principles of the present invention provide substantial advantages over the prior art. Among other things, a system master can map the addresses of one or more associated subsystems each having an address base of an unknown size. Further, address mapping is no longer dependent on the socket/board position assigned to such subsystems. Additionally, these principles allow a system to be constructed in which multiple display controllers and/or frame buffers are used to independently drive corresponding regions on a display screen. Such application may be particularly advantageous in the design and implementation of high speed/high resolution display systems.

The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and the specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.

## BRIEF DESCRIPTION OF THE DRAWINGS

10

20

30

For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIGURE 1 is functional block diagram of a display processing system embodying the principles of the present invention;

FIGURES 2A and 2B are diagrams depicting the display screen of a display device under the control of a display control system embodying the principles of the present invention, such as the display system shown in FIGURE 1; and

FIGURE 3 is a functional block diagram of a general information processing system embodying the principles of the present invention.

# DETAILED DESCRIPTION OF THE INVENTION

4):

10

15

20

30

The principles of the present invention and their advantages are best understood by referring to the illustrated embodiment depicted in FIGURES 1-3 of the drawings, in which like numbers designate like parts.

FIGURE 1 is a high level functional block diagram of a portion of a processing system 100 controlling the display of graphics and/or video data according to the principles of the present invention. System 100 includes a host computer system or central processing unit 101, a CPU local bus 102 and a plurality of independent display control units (subsystems) 103. In FIGURE 1, two display control units 103 are shown for illustration purposes, although the exact number of display control units 103 will vary from one to a large number, depending on the requirements of the specific implementation.

Each independent display control unit 103 includes a display controller 104, frame buffer 105 and bus interface 106. Preferably, each display control unit 103 is fabricated on a single integrated circuit chip, although this is not a requirement to practice the present invention. One architecture suitable for implementing at least display controller 104 and frame buffer 105 on a single chip is described in coassigned United States Patent No. 5,473,573, Application Serial No. 08/239,608, which issued on December 5, 1995. A system memory system 108 is also coupled to bus 102 and includes a bus interface 106 along with one or more memory devices composing a system memory 107. System 100 further includes a digital to analog converter/color palette (look-up table) 109 and display device 110.

Host computer 101 is the "master" which controls the overall operation of system 100. Among other things, host computer 101 performs various data processing functions and determines the content of the graphics data to be displayed on display unit 107 in response to user commands and/or the execution of application software. Host computer 101 may be for

5

20

example a general purpose microprocessor (CPU), such as an Intel Pentium class microprocessor or the like, a system controller, or stand-alone computer system. Host computer 101 communicates with the remainder of system 100 via CPU local bus 102, which may be for example a special bus or general bus, and a line carrying a mapping control signal (MAP).

Display controllers 104 may be any one of a number of commercially available display controllers suitable for driving a selected type of display unit and/or display resolution. For example, display controller 104 may be VGA controller, an LCD controller or a plasma display controller. Display controller 104 receives data, instructions and addresses from host computer 101 across bus 102. Generally, each display controller 104 controls screen refresh, executes a limited number of graphics functions such as line draws, polygon fills, color space conversion, display data interpolation and zooming, and video streaming and handles other ministerial chores such as power management.

Except as discussed below, system memory system 108 performs as a traditional system memory. Among other things, system memory 107 is used to store applications programs and other data and instructions required by host 101 during the execution of various processing functions. System memory 107 is preferably constructed from dynamic random access memory devices (DRAMS) but may also be constructed, either in whole or in part, static random access memory devices (SRAMs). System memory 107 may also include off-processor (L2) cache memory.

Digital to analog converter/pallete (display driver) 109 receives digital data from controller 104 and outputs the analog data to drive display 110 in response. Depending on the specific implementation of system 100, DAC 106 may also include YUV to RGB format conversion circuitry, and/or X- and Y- zooming circuitry, to name a few options. Display 110 may be for example a CRT unit, a liquid crystal display, electroluminescent display, plasma display, or other type of display device which displays images on a screen as a plurality of pixels. It should also be noted that in alternate embodiments, "display" 110 may be another type of output device such as a laser printer or similar document view/print appliance.

According to the principles of the present invention each display control unit 103 may each be assigned the responsibility for the control of display data of a respective region of the screen of display device 110. In FIGURE 2A, the display screen has been divided into twelve (12) non-overlapping regions. In this case, system 100 would include twelve (12) display units

5

20

25

30

(subsystems) 103, one each for each of the twelve screen regions. The number of screen regions and correspondingly the number of display control units (devices) 103 will vary from application to application, depending on such factors as desired display resolution, display screen size, and desired display generation speed, among other things.

Each bus interface 106 includes programmable prefix registers for holding one or more address bits (prefix bits) for uniquely identifying the corresponding unit 103. For discussion purposes assume that each subsystem 103/108 has an address space associated with a set of addresses. The number and length of the addresses required to sufficiently address a given subsystem will vary depending on the size of the address space of that subsystem. In the preferred embodiment, each address includes one or more higher order address bits ("prefix bits") which are used to uniquely identify and address the individual subsystems 103/108. The remaining lower order address bits are used to specifically address locations/resources internal to the subsystems themselves, such as specific locations within system memory 107 and selected frame buffer 105. The number and order of prefix bits will depend not only on the address spaces of the individual units 103 but also on the entire address space of all the units 103 together. Programming these registers is discussed in detail below. Further, each bus interface 106 performs some of the traditional functions found in conventional core logic, under the direction of master 101, such as the exchange of data, addresses, and instructions between host 101 and the corresponding display controller 104 and various timing and control functions.

FIGURE 2B illustrates a second application of the system shown in FIGURE 1. In this case, multiple overlapping windows or regions of the display screen are each controlled by a display control unit 103. The windows may each represent graphics data, video data (including full motion video) or icons. For example, display unit 1 may be driving a graphics window, display unit 2 a video window, and display unit 3 one or more icons. As another example, display unit 1 may be generating the system window or desk top, display unit 2 a graphics window for a first application and display unit 3 a graphics window for a second application. Numerous other combinations are possible. Display control task partitioning, such as that illustrated in FIGUREs 2A and 2B provides substantial advantages over the prior art. Among other things, while the data in the frame buffer 105 of one selected unit 103 is being updated, the remaining units 103 can continue to raster out data and refresh their corresponding screen regions. With multiple display controllers, more pixels can be generated/refreshed than could

typically be handled by a single controller. This advantage will allow for the construction of higher resolution and/or larger display screens. Further, multiple display controllers can typically operate faster than a single controller for a given display screen size/resolution.

A preferred method of mapping the subsystems 103/108 of system 100 according to the principles of the present invention can now be described in detail. Initially, host computer 101 clears the memory map in which display control units 103 and system memory system 108 reside. Specifically, within each subsystem 103/108 the one or more bit positions of the prefix registers within each bus interface 106 are cleared to zero. In the preferred embodiment, host computer 101 presents a logic zero map enable signal on its MAP\_OUT line to initiate the clear operation. The first subsystem in the chain, subsystem 103a, then clears its prefix registers and propagates the logic zero through its respective MAP OUT port to the MAP IN port of the next subsystem (subsystem 103b). The logic zero is similarly passed through the chain and finally back to host computer 101 from the last subsystem in the chain (subsystem 108) as an acknowledgement that initialization is complete.

10

15

20

25

After initialization is complete, master 101 starts the mapping procedure by setting the MAP enable signal on its MAP OUT port to the active (logic high) state. The MAP OUT ports of all of the subsystems 103/108 remain in the inactive (logic low) state at this point. Master 101 then presents a predetermined reference address on bus 102. The reference address is preferably address 0, but could be any other value within the address space of master 101. Selected reference address bits are latched into the prefix register of bus interface 106 of display unit 103a. In the preferred embodiment, master 101 then starts incrementing from the reference address to generate a sequence of addresses on bus 102. The sequence continues until the end of the address space of unit 103a is reached. The end of the address space may be determined by performing a comparison in the corresponding bus interface 106 between the addresses presented on bus 102 by master 101 and a stop (final or highest) address value indicative of the last address in the address space of unit 103a. The stop address value will equal the initial address loaded into the register for the subsystem 103/108 plus a fixed value representing the size (number of addresses) of the address space of that subsystem. Unit 103a preferably returns an opcode or other signal to master 101 via the data lines of system bus 102 indicating that the end of the address space has been reached.

When the end of the address space of unit 103a is reached, an acknowledgement is transmitted to master 101 across bus 102. Master 101 stores the initial and final addresses to

first subsystem 103a (for example in registers) and the prefix (high order) bits of the addresses being output from master 101 are incremented. It should be noted that these prefix bits are incremented even if the count of the lower order bits has not reach the point at which a prefix bit incrementation would naturally occur in the address sequence. With regards to the lower order bits, master 101 preferably returns to zero, although master 101 may maintain the lower order bits from their current value. Mapping of unit 103a is now complete.

In alternative embodiments, it is not necessary for master 101 to increment through the address space of a given subsystem 103/108 in order to determine the address space sizes and consequently increment the prefix. For example, a given subsystem in a given slot may have a known address space. In this case, the master 101 simply loads the prefix and initial lower order address bits into the current subsystem and jumps to the prefix and initial address for the next subsystem. Further, each subsystem 103 may have internally coded a value indicating the size of its address space. This value may be output on bus 102 upon receipt of the initial address to that subsystem. Master 101 can then add this value to the prefix and initial address of the current subsystem to obtain the prefix and initial address of the next subsystem in the chain. The calculated value can then be loaded into the registers of the appropriate bus interface 106.

Next, the MAP OUT port of display unit 103a is set to active and the map signal (MAP) transmitted to the second subsystem in the chain, in this case display unit 103b. The new prefix resulting from prefix incrementation is latched into the corresponding bus interface 106 along with initial lower order address bits as the initial address for unit 103b. Latching preferably occurs with the rising edge of the map signal received at the MAP IN port of unit 103b. Master 101 increments as was done above, except from the new starting address. Master 101 continues to sequence through addresses until the last address in the address space of display unit 103b has been identified, as discussed above. Master 101 stores information identifying the initial and final lower order addresses to subsystem 103b and the address prefix is again incremented. Then, MAP OUT port of display unit 103b is then set active (high). The new prefix bits along with initial lower order address bits are latched into the registers of the next subsystem in the chain with the rising edge of the active mapping enable signal presented at the output of the MAP OUT port of display unit 103b.

PCT/US96/15583 WO 97/14133

The mapping procedure described above continues in a similar fashion until all the subsystems 103/108 have been mapped (i.e a prefix value uniquely identifying each subsystem 103/108 has been stored in the registers of the corresponding bus interface 106).

In the illustrated system, the mapping proceeds through each of the display units 103 and the 5 system memory system 108. At the conclusion of the mapping of the last subsystem in the chain (e.g. system memory system 108), the MAP OUT port of that subsystem goes active thereby signalling master 101 that mapping is complete. It should be recognized that the address space of a particular subsystem may not require all the lower order address bits between incrementations of the prefix bits. In this case, master 101 can select a subset of lower address bits within the set of address bits associated with a value of the higher order address bits of the prefix. The master 101 may do such a selection, for example, to optimize use of its own address space. Further, two or more subsystems could be assigned a unique subset of the lower order address bits associated with a single prefix. In this case, the prefix bits would not be incremented at the transition between the address space of one system and that of another.

During normal operation, to access a given subsystem 103/106, host computer 101 transmits an address on bus 102 which includes prefix bits identifying the target subsystem 103/108 and lower order bits identifying a location or resource within the subsystem 106/108. Each bus interface unit 106 compares the prefix of the address with the prefixes stored in its prefix registers. When a match occurs, the entire address is input and/or latched-in by the bus interface 106 storing the matching prefix bits for processing by the corresponding subsystem 103/108. This comparison may be implemented in any number of ways, for example by an array of exclusive-OR gates.

15

20

25

30

The principles of the present invention are not limited to display control systems, such as system 100. A more generalized embodiment is shown in FIGURE 3. System 3 includes a master 301 which may be for example a general purpose microcontroller, a controller, computer system, to name of few examples. Master 301 according to the principles of the present invention is configured to propagate the mapping signal MAP and generate the prefixes and local (low order) addresses required to implement the memory mapping procedure discussed above.

System 300 further includes a plurality of subsystems or units 302 under the general control of master 301. Each subsystem 302 includes a bus interface 303 and resource 304.

For a given subsystem 302, bus interface 303 and resource 304 may be fabricated together on a single chip or may each comprise one or more discrete chips. Each bus interface 303 operates in accordance with the mapping principles of the present invention discussed above. Further, a given bus interface 303 may also provide an interface for delivering data and addresses to peripheral devices, depending on the type of the associated resource 304. A given resource 304 may be for example a memory device (e.g. system memory, cache memory, or a frame buffer), a display controller, bus bridge, hard drive controller, clock generator, floppy drive controller, coprocessor, to name a few possibilities.

The principles of the present invention provide substantial advantages over the prior art. Among other things, the system master can map the addresses of one or more subsystems each having an address space of an unknown size. Further, address mapping is no longer dependent on the socket/board position of the subsystems. Additionally, a system can be implemented in which multiple display controllers and/or frame buffers are used to independently drive corresponding regions on a display screen. One particularly advantageous application of the principles of the present invention is in high speed/high resolution display systems.

Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims.

#### WHAT IS CLAIMED IS:

<ol> <li>A display contr</li> </ol>	rol system comprising
i. A uisulav comu	Of 242fetti Comminimi

- a system master;
- 5 a system bus;

a plurality of display control subsystems coupled to said system bus, each of said display control subsystems controlling the display of images on a corresponding region of a display screen of an associated display device.

- 10 2. The display control system of Claim 1 wherein each of said display control subsystems comprises:
  - a bus interface for coupling said subsystem to said system bus; and a display controller coupled to said bus interface.
- The display control system of Claim 2 wherein each said display control subsystem further includes a frame buffer memory coupled to said display controller.
  - 4. The display control system of Claim 3 wherein each of said display control systems are fabricated on a single chip.

20

- 5. The display control system of Claim 2 and further comprising a memory subsystem including:
  - a said bus interface coupling said memory subsystem with said system bus; and a memory coupled to said bus interface.

25

- 6. The display control system of Claim 2 wherein each said bus interface is operable to:
  - store at least one address prefix bit received from said system master;
- compare said stored at least one prefix bit with a prefix bit of an address presented on said system bus by said master; and
- input said address when said stored prefix bit and said prefix bit of said address match.

- 7. A processing system comprising:
  - a system master;
  - a system bus coupled to said master;
- a first bus interface coupled to said bus and having a mapping signal input

  coupled to said master and a mapping signal output, said first bus interface operable to latch-in
  at least one first selected address bit presented by said master on said system bus in response
  to a mapping enable signal received at said mapping signal input from said master; and
  - a second bus interface coupled to said bus and having a mapping signal input coupled to said mapping signal output of said first bus interface, said second bus interface operable to latch-in at least one second selected address bit presented by said master on said bus in response to a second mapping enable signal received at said mapping input of said second bus interface from said first bus interface.
- 8. The system of Claim 7 wherein said first bus interface further operable to:

  compare said first selected bit latched-in to said first bus interface with a corresponding bit of an address subsequently presented on said system bus; and input said subsequently presented address when said selected address bit latched-in to said first bus interface matches said corresponding bit of said presented address.
- 20 9. The system of Claim 7 wherein said second bus interface further operable to: compare said second selected bit latched-in to said first bus interface with a corresponding bit of an address subsequently presented on said system bus; and input said subsequently presented address when said selected address bit latched-in to said second bus interface matches said corresponding bit of said presented address.
  - 10. The system of Claim 8 wherein said master is further operable to generate said second selected bit by incrementing from said first selected bit and said first bus interface is further operable to present said second mapping enable signal to said second bus interface, upon completion of address mapping of said first bus interface.

11. The system of Claim 10 wherein said master is further operable to present a sequence of addresses to said first bus interface via said bus and said first bus interface is operable to compare each said address of said sequence and in response output a signal to said master indicating a last said address in an address space has been reached and said mapping of said first bus interface is complete.

- 12. The system of Claim 10 wherein said at least one first selected bit comprises a higher order address bit.
- 10 13. The system of Claim 10 wherein said at least one second selected bit comprises a higher order address bit.
  - 14. A processing system comprising:
    - a system master;
- a system bus coupled to said master;

25

- a first subsystem including a first bus interface and a first processing resource, said first bus interface selectively coupling addresses and data presented on said bus to said first resource and having a mapping input coupled to said master and a mapping output, said first bus interface operable to latch-in an address prefix presented by said master on said system bus in response to a mapping enable signal received at said mapping signal input from said master and to output a mapping enable signal on said mapping output when mapping of said first subsystem is complete;
- a second subsystem including a second bus interface and a second processing resource, said second bus interface coupling addresses and data presented on said bus to said second resource and having a mapping signal input coupled to said mapping signal output of said first bus interface, said second bus interface operable to latch-in a second address prefix presented by said master on said bus in response to a second mapping enable signal received at said mapping input from said mapping output of said first bus interface.
- 15. The system of Claim 14 wherein said master is operable to generate said second prefix by incrementing from said first prefix when mapping of said first subsystem is complete.

16. The system of Claim 14 wherein said first subsystem transfers a signal to said master controller via said bus indicating mapping of said first subsystem if complete.

- 17. The system of Claim 16 wherein said master is operable to present a sequence of addresses to said first bus interface via said bus and said first bus interface is operable to compare each said address of said sequence and in response output a signal to said master indicating a last said address in an address space has been reached and said mapping of said first bus interface is complete.
- 18. The system of Claim 14 wherein said first and second resources each comprise
   10 a display controller for driving corresponding first and second regions of a display screen of an associated display device.
  - 19. The system of Claim 14 wherein at least one of said first and second resources comprises a memory.

15

- 20. A method of address mapping in a system including a plurality of subsystems, the method comprising the steps of:
- presenting a first initial address to a first one of the subsystems, the first address including at least one prefix bit;
- latching at least the prefix bit into the first subsystem with a mapping control signal;
  - presenting a second initial address to a second one of the subsystems, the second address including at least one prefix bit differing from said at least one prefix bit of said first address; and
- latching at least the second prefix bit into the second subsystem with a second mapping control signal received from the first subsystem.
  - 21. The method of Claim 20 and further comprising the steps of:


    determining a last address in an address space of the first subsystem;
    incrementing from the first prefix bit to generate the second prefix bit; and
    generating the second mapping control signal.


22. The method of Claim 21 wherein said step of determining the last address in the address space of the first subsystem comprises the substeps of:

presenting a sequence of address to the first subsystem;

comparing each address in the sequence with a fixed value stored within the

5 first subsystem to determine the last address in the address space of the first subsystem.





SUBSTITUTE SHEET (RULE 26)

## PCT

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



#### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: G09G 5/14, G06F 3/14, 12/06

**A3** 

(11) International Publication Number:

WO 97/14133

(43) International Publication Date:

17 April 1997 (17.04.97)

(21) International Application Number:

PCT/US96/15583

(22) International Filing Date:

27 September 1996 (27.09.96)

(30) Priority Data:

08/534,279

27 September 1995 (27.09.95) US

(71) Applicant: CIRRUS LOGIC, INC. [US/US]; Legal Dept. M/S 521, 3100 West Warren Avenue, Fremont, CA 94583-6423 (US).

(72) Inventor: TAYLOR, Ronald, T.; 2025 Camelot Drive, Grapevine, TX 76051 (US).

(74) Agents: SHAW, Steven, A. et al.; Cirrus Logic, Inc., Legal Dept. M/S 521, 3100 West Warren Avenue, Fremont, CA 94538 (US). (81) Designated States: IP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).


#### Published

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(88) Date of publication of the international search report: 28 August 1997 (28.08.97)

(\$4) Title: DISPLAY CONTROL SYSTEM WITH SUBSYSTEMS CORRESPONDING TO DIFFERENT DISPLAY REGIONS



#### (57) Abstract

A processing system (100) is disclosed which includes a system master (101), a system bus (102) coupled to the master, and a plurality of bus interface circuits (106) coupled to bus (102). A first one of the bus interfaces (106) includes a mapping signal input coupled to the master and a mapping signal output, the first bus interface (106) operable to latch-in at least one first selected address bit presented by the master on the system bus in response to a mapping enable signal received at the mapping signal input from the master (101). A second bus interface (106) is provided coupled to the bus (102) and having a mapping signal input coupled to the mapping signal output of first bus interface (106), the second bus interface (106) operable to latch-in at least one second selected address bit presented by the master (101) on the bus (102) in response to a second mapping enable signal received at the mapping input of the second bus interface (106) from the first bus interface (106).

#### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL.	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic	SD	Sudan
CF	Central African Republic		of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SG	Singapore
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
CI	Côte d'Ivoire	Li	Liechtenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LR	Liberia	SZ	Swaziland
CS	Czechoslovakia	LT	Lithuania	TD	Chad
CZ	Czech Republic	LU	Luxembourg	TG	Togo
DE	Germany	LV	Latvia	TJ	Tajikistan
DK	Denmark	MC	Monaco	TT	Trinidad and Tobago
EE	Estonia	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	UG	Uganda
FI	Finland	ML	Mali	US	United States of America
FR	France	MN	Mongolia	UZ	Uzbekistan
GA	Gabon	MR	Mauritania	VN	Viet Nam

Inte onal Application No PCT/US 96/15583

A. CLASSIFICATION OF SUBJECT MATTER IPC 6 G09G5/14 G06F3/14 G06F12/06 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) IPC 6 G09G G06F Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Relevant to claim No. Citation of document, with indication, where appropriate, of the relevant passages X 1-3.5 EP 0 280 582 A (CAPLIN CYBERNETICS CO. LTD.) 31 August 1988 Υ 4,18 see Abstract see page 5, line 54 - page 6, line 23; figures 3,4 Y DE 36 28 286 A (STÄRK JÜRGEN, DIPL.-ING. DIPL.-INFORM.) 25 February 1988 see Abstract see column 2, line 58 - column 4, line 48; figures 1-3 Υ EP 0 480 331 A (PFISTER GMBH) 15 April 1-3,5,6 1992 see Abstract see column 2, line 13 - column 3, line 41; figures 1,2 -/--Further documents are listed in the continuation of box C. Patent family members are listed in annex. \* Special categories of cited documents: "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "A" document defining the general state of the art which is not considered to be of particular relevance 'E' earlier document but published on or after the international "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to filing date document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) involve an inventive step when the document is taken alone 'Y' document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skulled in the art. "O" document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 20 June 1997 14.07.97 Name and mailing address of the ISA Authorized officer European Patent Office, P.B. 5818 Patentlaan 2 Tel. (+ 31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+ 31-70) 340-3016 Corsi, F

Inter mai Application No
PCT/US 96/15583

(Continu	non) DOCUMENTS CONSIDERED TO BE RELEVANT	
itegory *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
_	JP 06 019 424 A (FUTOBA CO.) 28 January 1994	1-3,5,6
γ, Υ	& US 5 465 101 A (AKIBA ET AL.) 7 November 1995 see Abstract see column 2, line 61 - column 5, line 44; figures 1,2; table 1	1-3,5,6
	US 4 800 376 A (SUGA ET AL.) 24 January 1989 see Abstract see column 3, line 61 - column 5, line 8; figures 1-3	1-3,5
	SYSTEMS & COMPUTERS IN JAPAN, vol. 21, no. 3, 1990, NEW YORK US, pages 14-23, XP002024447 M.ISHII ET AL.: "A Highly parallel Processor CAP" see page 18, right-hand column, line 56 - page 19, left-hand column, line 36; figure 4 see page 16, right-hand column, line 34 - page 17, right-hand column, line 9; figures 1,2 see page 14, right-hand column, line 47 - page 15, left-hand column, line 16 see page 14, left-hand column, line 1 - line 20	1-5
1	EP 0 498 995 A (PIONEER ELECTRONIC CO.) 19 August 1992 see Abstract see column 3, line 8 - column 4, line 37; figures 1-4	1,6,18
4	EP 0 322 065 A (LABORATOIRES D'ELECTRONIQUE ET DE PHYSIQUE APPLIQUAE L.E.P.) 28 June 1989 see Abstract see page 3, line 42 - page 4, line 5; figure 1	2,3,5
X	US 4 775 931 A (DICKIE ET AL.) 4 October 1988	7-9,14, 19,20
Y	see Abstract see column 2, line 62 - column 4, line 53;	10,15,18
4	figures 2-4	12,13,21
Y	EP 0 068 569 A (PHILIPS ELECTRONIC AND ASSOCIATED INDUSTRIES LTD.) 5 January 1983 see Abstract see page 4, line 4 - line 9; claim 3; figure 3	10,15

Int ional Application No
PCT/US 96/15583

		PCT/US 96/15583
(Continu	agon) DOCUMENTS CONSIDERED TO BE RELEVANT	
alegory *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 30, no. 10, March 1988, NEW YORK US, pages 185-187, XP002033470 "Mixed Memory Card Size through Address Gap Handling" see the whole article	7,11-13, 21
A	GB 2 156 556 A (PHILIPS ELECTRONIC AND ASSOCIATED INDUSTRIES LTD.) 9 October 1985 see Abstract see page 2, line 111 - page 3, line 66; figure 1	10
A	EP 0 393 290 A (I.B.M. CO.) 24 October 1990 see Abstract see column 9, line 29 - column 12, line 27; figures 3,4,8-10	11,17,21

2

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

\* \*ernational application No.

PCT/US 96/15583

Box I	Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)
This Inte	ernational Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:
1.	Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:
	Claims Nos.: because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
	Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).
Box II	Observations where unity of invention is lacking (Continuation of item 2 of first sheet)
This Inte	rnational Searching Authority found multiple inventions in this international application, as follows:
	Claims 1-6: Display control system with control subsystems corresponding to display regions. Claims 7-22: Processing system with flexible allocation of addresses to subsystems.
1. <b>X</b>	As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
2.	As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3.	As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
4.	No required additional search fees were timely paid by the applica. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:
Remark o	The additional search fees were accompanied by the applicant's protest.  No protest accompanied the payment of additional search fees.

information on patent family members

Into ional Application No
PCT/US 96/15583

	•		
Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 280582 A	31-08-88	AT 125379 T DE 3854165 D GB 2202115 A,B JP 1014678 A	15-08-95 24-08-95 14-09-88 18-01-89
DE 3628286 A	25-02-88	NONE	
EP 480331 A	15-04-92	DE 4032044 A DE 9115724 U JP 4314095 A	16-04-92 09-04-92 05-11-92
JP 6019424 A	28-01-94	US 5465101 A	07-11-95
US 4800376 A	24-01-89	JP 2513180 B JP 62163478 A EP 0230241 A KR 9408840 B	03-07-96 20-07-87 29-07-87 26-09-94
EP 498995 A	19-08-92	JP 2501965 B JP 4258099 A	29-05-96 14-09-92
EP 322065 A	28-06-89	FR 2625340 A JP 1201785 A US 4991112 A	30-06-89 14-08-89 05-02-91
US 4775931 A	04-10-88	NONE	
EP 68569 A	05-01-83	GB 2101370 A JP 1597497 C JP 2019503 B JP 58003019 A US 4485437 A	12-01-83 28-01-91 02-05-90 08-01-83 27-11-84
GB 2156556 A	09-10-85	DE 3587103 A EP 0179497 A JP 60238953 A US 4642473 A	25-03-93 30-04-86 27-11-85 10-02-87
EP 393290 A	24-10-90	DE 68923864 D DE 68923864 T	21-09-95 02-05-96

Information on patent family members

Int ional Application No
PCT/US 96/15583

	ormation on patent family mem	i on patent family members		PCT/US 96/15583	
Patent document ited in search report	Publication date	Patent fami member(s	ly	Publication date	
EP 393290 A		JP 304895 JP 607078 US 521477	9 A 4 B 1 A	01-03-91 07-09-94 25-05-93	
·				*******	
			,		